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ABSTRACT 
This report describes the format of data transmitted by the MK IDb and MKV CTD systems 
(Conductivity, Temperature and Depth probes). 
The differences between the two and the problems of transferring data from the CTD Deck units to 
the RVS Level 'A' shipbome computing systems are described. 
The design and circuit descriptions of an interfece to overcome the problems is given. 
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MKV CTD DECK UNIT/LEVEL 'A' INTERFACE 
1. Introduction. 
During the many years that lOSDL have been using Neil Brown CTD systems, a number of changes 
have been made to the way in which data are logged during cruises. The original CTD systems used an 
analogue tape recorder to log the undemodulated data transmitted up the sea-cable from the underwater 
unit. This data was then replayed in real time back at the Institute, and transferred to a HP2100 computer 
for processing. 
The first improvement made, was to log data directly from the CTD deck unit and process it on a 
ship borne IBM 1800 system. Ship borne computing gradually improved over the years with more powerful 
machines being used until the present day Level 'A'.'B' and 'C system was adopted. At the same time the 
CTD deck units were also upgraded allowing a direct serial data link to the Level 'A' without the need for 
intermediate electronics. 
This system has now been used successfully for many cruises until the purchase by lOSDL of a new 
MKV CTD. This instrument differs slightly in it's data format from the MKIIIb GTDs in use. Although the 
differences are small they pose a problem in the way in which the Level 'A' can acquire the data as will be 
shown. 
2. General Description. 
The data transmitted by the MKIIIb CTDs, consists of a number of words depending upon the 
particular instrument, grouped together to form a data frame sent in a repeating format, at either 8 or 16 
data frames/second. The data words are transmitted from the CTD deck unit at 9600 Baud and have 1 start 
bit, 8 data bits, 2 stop bits and no parity. The 8 data bits are in binary format with 2 data words allocated 
for some variables to obtain the necessary resolution. As far as the Level 'A' is concerned, one of the most 
important of these data words is the first or FRAME SYNC word. This alternates between binary 11110000 
and 00001 111 every data frame, ( decimal 15 or 240 or hex &F0 and &0F). The Level 'A' software looks for 
this FRAME SYNC, and knowing that its inverse should occur after a set number of words, can consequently 
lock onto and correctly identify a data frame. 
When the MKV CTD was developed by Neil Brown Instrument Systems Ltd, this format was changed. 
The basic layout of a data frame is similar to that of the MKIIIb but with no FRAME SYNC word. The data 
when transmitted at 9600 Baud, consists of 20 words, each of approximately 1 millisecond duration, 
occurring every 1 millisecond, and with a 19 millisecond gap at the end of each data frame. 
2.1 The Problem. 
Using a PC running a DOS single user operating system to log and display the CTD data presents no 
problems as the acquisition software has complete control over the environment in which it is working. 
The prime object of this software is to log the data and then perform other tasks in the time available before 
the next incoming data word triggers the logging process. 
The new MHI Level 'A' uses a multi-user, multi-tasking operating system (OS9). The operating 
system divides the time into a number of slices and allows each program a slice at a time. Each slice 
consists of a number of tick intervals, which in the MKII Level 'A' is 1/100th of a second. The software clock 
is also updated with ticks at 100 /second. Whilst this gives a sub second resolution of 10 milliseconds, the 
accuracy is 0 to +30 milliseconds. The situation is further complicated by the fact that the part of the 
program which reads the incoming data is also being switched in and out of its execution state. It is 
therefore not possible to guarantee that the program can correctly identify between which bytes of data the 
gap occurred. (Thanks to Martin Beney, RVS Barry for an explanation of the problem.). 
2.2 The Solution. 
To solve the problem it was decided to design and build a piece of hardware that would take the 
serial data stream from the CTD deck unit, detect the inter frame gap, and insert a FRAME SYNC word 
alternating between &FO/&OF in this gap. The resultant data could then b e detected and correctly 
identified by the MKII Level 'A' in a similar way to the MKIIIb CTDs. 
3. Circuit Descript ion. 
The circuit to add the frame sync pulses to the MKV CTD data stream turns out to b e fairly simple. 
The RS232 data from the CTD deck unit is received by ICl , a MAX232 Line Driver/Receiver chip. This 
device converts the RS232 levels to an inverted unipolar +5V level. 
The output from the line receiver is inverted by IC8a , a CD4049 connected by wire links from test 
point pins TP4-TP5 and TP6-TP7. The inclusion of links to enable the invertor to be connected or not, is 
merely for circuit versatility. If this invertor needs to be taken out of circuit, at any time, then it's input 
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should be grounded by connecting TP3-TP4 and joining TP5-TP6. The output of IC8a drives the RETTRIGGER 
input of IC2, a CD4047 monostable. 
Capacitor C6 and resistor R2 control the pulse length from the 0 and 0 / outputs of this device. If the 
time constant of the R/C network is set long enough, then the monostable is retriggered before its 0 output 
can go low. This produces a pulse whose length is greater than the group of CTD data pulses, but goes low 
for a period before the next data frame, or conversely the 0/ output goes high during the inter frame gap. 
The 0 / output of IC2 clocks IC3b. a CD4013 dual D type flip-flop on its positive going transition. The O and 
0/ outputs of this flip-flop each drive four of the eight parallel inputs of IC4, a 6402 UART. This produces 
the &F0 and &0F ( 240/15) frame sync words required. The D input of IC3b is driven by IC3b, 0/ output. 
The 0 and 0 / outputs of IC3b therefore alternate to produce the sync words for each MKV data frame. 
The output from IC2 also drives the second half of the IC3a whose ou^ut pulse length is controlled 
by R1/C5, to provide a positive transition from its Ql output, delayed with reference to the end of the data 
pulse group. 
A low level from this output loads the data present on the UART transmitter buffer inputs into it's 
transmitter buffer register. A low to high transition then loads the transmitter register and sends the serial 
frame sync word on its transmitter register output. 
The baud rate clock is generated by ICS a 4702 chip, 2.456MHZ crystal, R3 and C7 and is hard 
wired for 9600 Baud. The UART is configured to transmit a serial word of 1 start bit, 8 data bits and 2 stop 
bits with no parity. The serial frame sync word generated is timed by the IC2 and IC3a, to occur after the 
20 data words transmitted by the MKV CTD and during the 19 miUisec inter frame gap between data 
groups. IC7a, a CD4001, inverts the output from the UART and OR'S this and the positive going data from 
ICBa. The inverted output of IC7b drives ICG, a second MAX232 chip. The four luF capacitors associated 
with the MAX232 device enable an on-chip ± 1 0 volt supply to be derived from the +5V source, providing 
RS232 output voltage levels. The MAX232 inverts the signal present on it's input, ensuring the proper 
polarity to drive the CTD/PS2 Computer COMl input. Provision is again made to invert the data direction if 
necessary by removing the wire links from test points TPIO-TPI1 and TP8-TP9. The input of IC8b is normally 
grounded by connection of test points TP8-TP9 when not in use. ICO is a commercial encapsulated 240V 
AC/+5V DC power supply. AH unused gates and inverters on IC7 and ICS have their inputs grounded. The 
25 way D' type connectors on the back of the interface unit provide input to, and output from the unit. Both 
input and output are provided on plug and socket type connectors for versatility. The small front panel 
button provides a Master Reset pulse, should the UART lock up for any reason. 
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SYMBOL NAME VALUE RATING TYPE SUPPLIERS 
NAME 
REF No. & REMARKS 
R1 RESISTOR i00K 0.WW MET FILM MR25 lOSDL STORES ANY EQUIVALENT 
R2 RESISTOR 100K 0.WW MET FILM MR25 lOSDL STORES 
R3 RESISTOR 10M THICK FILM RS COMPS 158-159 
Ri^  RESISTOR 2K2 0.WW MET FILM MR25 lOSDL STORES 
Ci CAPACITOR iuF 100V ELECTROLYTIC lOSDL STORES 
C2 CAPACITOR luF 100V ELECTROLYTIC lOSDL STORES 
C3 CAPACITOR i uF 100V ELECTROLYTIC lOSDL STORES 
CI+. CAPACITOR iuF 100V ELECTROLYTIC lOSDL STORES 
C5 CAPACITOR 0.15uF G3V POLYESTER lOSDL STORES 
C6 CAPACITOR 0.02uF 63V POLYESTER lOSDL STORES 
C7 CAPACITOR G8pF 1G0V SILVER MICA lOSDL STORES 
C8 CAPACITOR luF 100V ELECTROLYTIC lOSDL STORES ' ' c 
C9 CAPACITOR iuF 100V ELECTROLYTIC lOSDL STORES 
Ci0 CAPACITOR luF 100V ELECTROLYTIC lOSDL STORES 
Cll CAPACITOR luF 100V ELECTROLYTIC lOSDL STORES 
ICl INT CIRCUIT MAX232 LINE REC/DRV FARNELL MAX232N 
IC2 INT CIRCUIT CDk.0k.7 MONOSTABLE lOSDL STORES 
IC3 INT CIRCUIT CDI4.013 D FLIP-FLOP lOSDL STORES 
ICif INT CIRCUIT 6^02 UART FARNELL CDP6i^02CE 
ICS INT CIRCUIT W 0 2 BAUD GEN'R FARNELL HD 3k.-7029 
ICG INT CIRCUIT MAX232 LINE REC/DRV FARNELL MAX232N 
IC7 INT CIRCUIT CDk001 QUAD 2IP NOR lOSDL STORES 
IC8 INT CIRCUIT CDk.0it9 HEX INVERTOR lOSDL STORES 
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ICS INT CIRCUIT 2W.0VAC-5VDC FARNELL EPS5/200 ENCAPSULATED PSU 
XTALl CRYSTAL 2 .14-5MHZ HC33/U RS COMPS 303-359 ANY EQUIVALENT 
TP 1-TP 18 TERMINAL PIN VERO 18-0222D lOSDL STORES ' ' 
F i FUSE HOLDER 250mA 24-0VAC PANEL MTG RS COMPS 112-021 
SWl SWITCH 2A 2lt0VAC MSP106D SPOT RS COMPS 339-2^1 ' ' 
SW2 SWITCH 100mA 30VDC SUB-MIN N/O RS COMPS 336-731 MOMENTARY PUSH 
CASE ENCLOSURE COMPS 501-14-68 ANY EQUIVALENT 
SKTl SOCKET 25 WAY D TYPE FARNELL 150-81(4-
SKT2 PLUG 25 WAY D TYPE FARNELL 150-810 
SKT3 SOCKET 25 WAY D TYPE FARNELL 150-8 m. 
SKTk PLUG 25 WAY D TYPE FARNELL 150-810 
SOCKETS SOCKET IC PIN lOSDL STORES ' ' ( 
SOCKETS SOCKET IC 16 PIN lOSDL STORES 
SOCKETS SOCKET IC 1^ 0 PIN lOSDL STORES 
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